Homework 3

Problem 2:

a) VHDL code in files

b) Here is the testbench simulation result for the cases: 7/2, 6/2, 9/4

As can be seen the code does in fact work as intended.

